Abstract-A new inhibitory analogue WTA (WinnerTake-All) neural circuit which identifies maximal among N unknown input signals is proposed. As a building block the second order analogue globally stable neural network of Hopfield type is used. The connection matrix belongs to the class of diagonally stable block diagonal matrices and the activation functions are piecewise linear or sigmoid. The mathematical justification of the circuit functioning, comparative evaluation with analogs and computer simulation results are given.
I. INTRODUCTION
Given N real numbers from b1 to bN, N > which are assumed to be in the range [bmin, bmax] are the circuit inputs, and one wishes to select the largest one in this set. The scalars bmi and bmax represent the minimum and the maximum values of the possible inputs, respectively. Let us assume the inputs to be distinct and arranged in an descending order of magnitude, i.e. bmax = bl > bk > > br = bmin, (1) where the N distinct indices l,k,...,r belong to the set 1,...,N, and in this case we say that the components of the vector b = (b1,... ,bN) are ordered. We propose a WTA neural circuit, which processes the vector of inputs b in such a way to obtain, after some finite convergence time, the corresponding output vector w such that W1>0;wj <0, for all j E 1,2,..., N and j .l
Once the vector b satisfies (1) and the inequalities (2) correspond to the output of the circuit, we say that this expresses the Winner-Take-All (WTA) property of the circuit, i.e. the component w, being the only positive output means that b, "wins" the competition, meaning also that b, is the largest component of b .
Selecting the largest elements from a data set of N numbers is a key task in decision making, pattern recognition, associative memories and competitive learning Pavlo Tymoshchuk, Mykhaylo Lobur-CAD/CAM Department, Lviv Polytechnic National University, 12, S. Bandery Str., Lviv, 79013,UKRAINE,E-mail: {pautym, mlobur} 4polynet.lviv.ua networks. Such task is fundamental in the development of classifiers, pattern recognition and pattern classification devices. The class of Winner-Take-All neural networks is used in sorting networks with applications in database management, large scale integration design (VLSI) and digital processing. The WTA networks are applied in telecommunications, particularly for controlling of data packet switches [1] .
In this paper we propose a new inhibitory continuous time WTA circuit with piecewise-linear or sigmoid activation functions which reliably determines the "winner" from N input signals. The partly filled block diagonal and diagonally stable matrix as the connection matrix is adopted in view of its desirable stability properties [2] . The convergence and the property of order preserving of the inputs in steady state of the circuit is assured on the basis of theoretical results.
As a building block of the circuit we use continuous time second order neural network which displays a WTA property and it is described by the following differential equation [3] [4] [5] : 
(4) Thus, the WTA circuit to process four inputs with a sequential-parallel structure of connections is described by the model (4) with six ordinary differential equations and seven logic conditions. An appropriate functional diagram of model (4) for processing four inputs is represented in Fig. 1 
The model (4) can be presented in more compact vector form as u = [u1,u2,u3,u4,u5,u6 ] ; The topology of the proposed WTA neural circuit is similar to that of the feed-forward WTA neural network binary tree [1] . This net is built using subnets arranged in a layered binary tree to reduce the number of nodes required and includes N-1 comparator subnets which are arranged in roughly log2 N layers when the maximum of N inputs must be selected. Since the network is implemented on the basis of comparators consequently it has a slow convergence rate [6] . T is an 2(N -1) x 2(N -1) matrix. Thus, the WTA circuit for processing N inputs with a sequential-parallel structure of circuit connections is described by M ordinary differential equations (3) and 2N-1 logic conditions. The general functional scheme of the WTA circuit for eight inputs processing with a sequential-parallel structure is represented in Fig. 2 . The second order blocks, or subnets, select the maximum of two analog inputs. The open circles denote the cells of integration of differential equations and the filled circles denote the switch nodes. The circuit determines which of the eight inputs is the maximum using logic nodes and integration subnets. After an input vector is applied and a transient processes in the integration cells are completed, the only output w i, corresponding to the maximum input bi , will be equal to the unity. Our circuit which has the same quantity of blocks (nodes) and its structure is similar to that of the binary tree network [1] is based on a continuous time model and therefore can be implemented in an analog hardware that guarantees high processing speed.
III. COMPARATIVE VALUATION OF THE CIRCUIT
The WTA circuit (5) needs less number of connections and less quantity of blocks as, for instance, another feedforward WTA "brute force net" [1] . It is necessary to note also that for large number of inputs N>10 the circuit (5) has less connections than such well known WTA neural network that uses feedback connections as MIAXNET [1] . Therefore the circuit (5) can be preferred when the decision factors are the precision of signal processing and the number of connections and nodes required and if not very high processing speed slight delays are acceptable.
An important advantage of the circuit (5) comparatively with other networks [3, 4] , is that it is not necessary to have a resetting scheme, after the inputs processing, in view of the theoretical assurance of a unique asymptotically stable equilibrium state of such circuit. In fact, this unique steady state does not depend on the initial conditions because it is built on the basis of second order blocks unlike other WTA circuits where resetting has to be made whenever inputs change [5] . This is convenient for a neural circuit running in a real time [6] .
From the complexity point of view compared to other existing WTA networks e.g. [7] [8] [9] [10] those have a more complex hardware than the one that is being proposed. For example, the paper [7] describes an analogue competitive WTA network of Hopfield type with stable equilibrium. The connection matrix is symmetric with zero diagonal elements. The energy function of the network without self-feedbacks is not convex since the connection weight matrix is indefinite and in general, there are at least N local minima for such WTA network. Therefore, resetting of all the states to zero is necessary to initialize the WTA operation of this network. As a result, in order to use this network for signal processing it is necessary to have an additional scheme to reset the states periodically by external sources, which leads to a more complex network and essentially reduces the speed of signal processing.
IV. SIMULATION EXAMPLE
In order to illustrate the WTA property of the neural circuit we simulated the case of three inputs, i.e. the circuit described by the model (5) with N=3. Let us consider the case of signal processing by the circuit without any delay Apply inputs b1 =0.2, b2=-=0.9, b3 =-0.7, the circuit parameters a =1, p=0.95,s=1,1l1 and piecewise-linear activation function with 2 =50. Time characteristics of the states u1 (t) and u2 (t) will have a form represented in Fig. 3 . As one can see from Fig. 3 , u1 (t) and u2(t) are split on positive and negative components just after a time moment t = 0 almost without a delay.
Additional input signal b*4, represented in Fig. 4 , is equal to the greatest input b1 and it is obtained without any delay.
Time characteristics of the states u3(t) and u4(t) have the form depicted in Fig. 3 . In accordance with Fig. 3 . u3(t) and u4(t) are split in positive and negative plane without any delay.
The circuit signal d, which is equal to input b1 obtained without any delay is shown in Fig. 4 
